A formal verification method of scheduling in high-level synthesis

Karfa, C., Mandal, Chittaranjan, Sarkar, Dipankar, Pentakota, Satyam R. and Reade, Chris (2006) A formal verification method of scheduling in high-level synthesis. In: 7th International Symposium on Quality Electronic Design; 27-29 Mar 2006, San Jose, USA. ISBN 0769525237

Actions (Repository Editors)

Item Control Page Item Control Page